Refine Search

Search Results -

Term	Documents
(13 AND 30).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	3
(L30 AND L13).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	3

Database:
US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search: L37

Refine Search

Recall Text Clear Interrupt

Search History

DATE: Friday, December 14, 2007 **Purge Queries** Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR			
L37	L30 and l13	3	L37
L36	L30 and l12	6	L36
L35	L30 and l11	9	L35
L34	L30 and l10	28	L34
L33	L30 and l8	310	L33
L32	L30 and l7	310	L32
L31	L30 and l9	79	L31
L30	l20 and modulo	310	L30
L29	l20 and strid$3	32	L29
L28	L20 and l13	7	L28
L27	L20 and l12	29	L27
L26	L20 and l11	12	L26
L25	L20 and l10	45	L25

L24	L20 and l9	141	L24
L23	L20 and l8	521	L23
L22	L20 and l7	521	L22
L21	L20 and l9	141	L21
L20	l7 and l8	521	L20
L19	l7 and l13	14	L19
L18	l7 and l12	57	L18
L17	l7 and l11	24	L17
L16	l7 and l10	100	L16
L15	l7 and l9	344	L15
L14	l6 and l7	1433	L14
DB=PGPB,USPT; PLUR=YES; OP=OR			
L13	(711/216-221)[CCLS]	2061	L13
L12	(711/201-221)[CCLS]	7062	L12
L11	(712/2-8)[CCLS]	469	L11
L10	(712/2-24)[CCLS]	2960	L10
L9	(712/2-300)[CCLS]	13995	L9
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR			
L8	(arbitr$6 or random$4) near12 (address$6)	44530	L8
L7	L6 and (increment$3 or decrement$3 or trid$3 or modulo)	1433	L7
L6	L5 and (updat$5 or modif$7)	1994	L6
L5	L4 and (valid$1 or invalid$7) near12 (entr$4 or column$1 or row$1)	2124	L5
L4	L1 l1 near50 (column$1 or row$1 or array or matrix or mtrices)	74576	L4
L3	r mtricesL2	8308712	L3
L2	L1 l1 near50 (column$1 or row$1 or array)	74576	L2
L1	vector$1 near15 (point$4 or address$6 or index$3 or indices)	74576	L1

END OF SEARCH HISTORY

Results for "(((vector) and (modulor or stride))<in>metadata)"
Your search matched **34** of **1703577** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

☐ 1. **Conflict-free vector access using a dynamic storage scheme**
Harper, D.T., III; Linebarger, D.A.;
Computers, IEEE Transactions on
Volume 40, Issue 3, March 1991 Page(s):276 - 283
Digital Object Identifier 10.1109/12.76404
AbstractPlus | Full Text: PDF(704 KB) IEEE JNL
Rights and Permissions

☐ 2. **Minimizing conflicts between vector streams in interleaved memory systems**
Dal Corral, A.M.; Llaberia, J.M.;
Computers, IEEE Transactions on
Volume 48, Issue 4, April 1999 Page(s):449 - 456
Digital Object Identifier 10.1109/12.762540
AbstractPlus | References | Full Text: PDF(232 KB) IEEE JNL
Rights and Permissions

☐ 3. **Efficient storage scheme and algorithms for W-matrix vector multiplication on vector comp**
Huang, H.S.; Lu, C.N.;
Power Systems, IEEE Transactions on
Volume 9, Issue 2, May 1994 Page(s):1083 - 1091
Digital Object Identifier 10.1109/59.317622
AbstractPlus | Full Text: PDF(840 KB) IEEE JNL
Rights and Permissions

☐ 4. **Conflict-free accesses to strided vectors on a banked cache**
Seznec, A.; Espasa, R.;
Computers, IEEE Transactions on
Volume 54, Issue 7, July 2005 Page(s):913 - 916
Digital Object Identifier 10.1109/TC.2005.110
AbstractPlus | Full Text: PDF(192 KB) IEEE JNL
Rights and Permissions

☐ 5. **Design of a parallel vector access unit for SDRAM memory systems**
Mathew, B.K.; McKee, S.A.; Carter, J.B.; Davis, A.;

High-Performance Computer Architecture, 2000. HPCA-6. Proceedings. Sixth International Symp
8-12 Jan. 2000 Page(s):39 - 48
Digital Object Identifier 10.1109/HPCA.2000.824337

AbstractPlus | Full Text: PDF(116 KB) IEEE CNF
Rights and Permissions

6. **Performance Evaluation of an SIMD Architecture with a Multi-bank Vector Memory Unit**
Hoseok Chang; Junho Cho; Wonyong Sung;
Signal Processing Systems Design and Implementation, 2006. SIPS '06. IEEE Workshop on
Oct. 2006 Page(s):71 - 76
Digital Object Identifier 10.1109/SIPS.2006.352558

AbstractPlus | Full Text: PDF(7504 KB) IEEE CNF
Rights and Permissions

7. **On memory contention problems in vector multiprocessors**
Fricker, C.;
Computers, IEEE Transactions on
Volume 44, Issue 1, Jan. 1995 Page(s):92 - 105
Digital Object Identifier 10.1109/12.368007

AbstractPlus | References | Full Text: PDF(1056 KB) IEEE JNL
Rights and Permissions

8. **Architecture independent short vector FFTs**
Franchetti, F.; Karner, H.; Kral, S.; Ueberhuber, C.W.;
Acoustics, Speech, and Signal Processing, 2001. Proceedings. (ICASSP '01). 2001 IEEE Internat
Volume 2, 7-11 May 2001 Page(s):1109 - 1112 vol.2
Digital Object Identifier 10.1109/ICASSP.2001.941115

AbstractPlus | Full Text: PDF(312 KB) IEEE CNF
Rights and Permissions

9. **An interprocessor memory access arbitrating scheme for the S-3800 vector supercompute**
Sakakibara, T.; Kitai, K.; Isobe, T.; Yazawa, S.; Tanaka, T.; Tamaki, Y.; Inagami, Y.;
Parallel Architectures, Algorithms and Networks, 1994. (ISPAN) International Symposium on
14-16 Dec. 1994 Page(s):262 - 269
Digital Object Identifier 10.1109/ISPAN.1994.367140

AbstractPlus | Full Text: PDF(456 KB) IEEE CNF
Rights and Permissions

10. **A STRIDE towards practical 3-D device simulation-numerical and visualization considerati**
Wu, K.-C.; Chin, G.R.; Dutton, R.W.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 10, Issue 9, Sept. 1991 Page(s):1132 - 1140
Digital Object Identifier 10.1109/43.85759

AbstractPlus | Full Text: PDF(888 KB) IEEE JNL
Rights and Permissions

11. **Stride History Image: A New Feature Representation for Pedestrian Identification**
Chen, Shi; Gao, Youxing;
Signal Processing Systems, 2007 IEEE Workshop on
17-19 Oct. 2007 Page(s):543 - 547
Digital Object Identifier 10.1109/SIPS.2007.4387606

AbstractPlus | Full Text: PDF(365 KB) IEEE CNF
Rights and Permissions

12. **Tarantula: a vector extension to the alpha architecture**
Espasa, R.; Ardanaz, F.; Emer, J.; Felix, S.; Gago, J.; Gramunt, R.; Hernandez, I.; Juan, T.; Lown
Computer Architecture, 2002. Proceedings. 29th Annual International Symposium on
25-29 May 2002 Page(s):281 - 292
Digital Object Identifier 10.1109/ISCA.2002.1003586

AbstractPlus | Full Text: PDF(410 KB) IEEE CNF

Rights and Permissions

13. **Block, multistride vector, and FFT accesses in parallel memory systems**
Harper, D.T., III;
Parallel and Distributed Systems, IEEE Transactions on
Volume 2, Issue 1, Jan. 1991 Page(s):43 - 51
Digital Object Identifier 10.1109/71.80188
AbstractPlus | Full Text: PDF(836 KB) IEEE JNL
Rights and Permissions

14. **Support Vector Machines and Other Pattern Recognition Approaches to the Diagnosis of C**
Kamruzzaman, J.; Begg, R. R.;
Biomedical Engineering, IEEE Transactions on
Volume 53, Issue 12, Part 1, Dec. 2006 Page(s):2479 - 2490
Digital Object Identifier 10.1109/TBME.2006.883697
AbstractPlus | Full Text: PDF(697 KB) IEEE JNL
Rights and Permissions

15. **PSIM: Periodically Shifted Interleaved Memory System**
Jae Young Lee; Hee Yong Youn;
Parallel Processing, 1994. ICPP 1994 Volume 1. International Conference on
Volume 1, Aug. 1994 Page(s):220 - 223
Digital Object Identifier 10.1109/ICPP.1994.171
AbstractPlus | Full Text: PDF(275 KB) IEEE CNF
Rights and Permissions

16. **Teaching of locomotion for a multi-legged robot based on sound perception**
Tanaka, H.; Zhi-wei Luo; Odashima, T.; Hosoe, S.;
SICE 2002. Proceedings of the 41st SICE Annual Conference
Volume 5, 5-7 Aug. 2002 Page(s):2829 - 2830 vol.5
Digital Object Identifier 10.1109/SICE.2002.1195546
AbstractPlus | Full Text: PDF(232 KB) IEEE CNF
Rights and Permissions

17. **The CSI multimedia architecture**
Cheresiz, D.; Juurlink, B.; Vassiliadis, S.; Wijshoff, H.A.G.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 13, Issue 1, Jan. 2005 Page(s):1 - 13
Digital Object Identifier 10.1109/TVLSI.2004.840415
AbstractPlus | References | Full Text: PDF(768 KB) IEEE JNL
Rights and Permissions

18. **A new memory module for memory intensive applications**
Tanabe, N.; Hakozaki, H.; Nakatake, M.; Dohi, Y.; Nakajo, H.; Amano, H.;
Parallel Computing in Electrical Engineering, 2004. International Conference on
7-10 Sept. 2004 Page(s):123 - 128
Digital Object Identifier 10.1109/PCEE.2004.1335598
AbstractPlus | Full Text: PDF(295 KB) IEEE CNF
Rights and Permissions

19. **Data prefetching strategies for vector cache memories**
Fu, J.W.C.; Patel, J.H.;
Parallel Processing Symposium, 1991. Proceedings., Fifth International
30 April-2 May 1991 Page(s):555 - 560
Digital Object Identifier 10.1109/IPPS.1991.153836
AbstractPlus | Full Text: PDF(508 KB) IEEE CNF
Rights and Permissions

20. **Access to streams in multiprocessor systems**
Valero, M.; Peiron, M.; Ayguade, E.;

Parallel and Distributed Processing, 1993. Proceedings. Euromicro Workshop on
27-29 Jan. 1993 Page(s):310 - 316
Digital Object Identifier 10.1109/EMPDP.1993.336387

AbstractPlus | Full Text: PDF(436 KB) IEEE CNF
Rights and Permissions

21. **Remote sensing techniques**
Current Measurement Technology, 2005. Proceedings of the IEEE/OES Eighth Working Conferer
28-29 June 2005 Page(s):51
Digital Object Identifier 10.1109/CCM.2005.1506334

Full Text: PDF(33 KB) IEEE CNF
Rights and Permissions

22. **A New Memory Module for COTS-Based Personal Supercomputing**
Tanabe, N.; Nakatake, M.; Hakozaki, H.; Dohi, Y.; Nakajo, H.; Amano, H.;
Innovative Architecture for Future Generation High-Performance Processors and Systems, 2004.
12-14 Jan. 2004 Page(s):40 - 48
Digital Object Identifier 10.1109/IWIA.2004.10019

AbstractPlus | Full Text: PDF(224 KB) IEEE CNF
Rights and Permissions

23. **Gait recognition using static, activity-specific parameters**
Bobick, A.F.; Johnson, A.Y.;
Computer Vision and Pattern Recognition, 2001. CVPR 2001. Proceedings of the 2001 IEEE Con
Volume 1, 2001 Page(s):I-423 - I-430 vol.1
Digital Object Identifier 10.1109/CVPR.2001.990506

AbstractPlus | Full Text: PDF(781 KB) IEEE CNF
Rights and Permissions

24. **Nonprime memory systems and error correction in address translation**
Katti, R.S.;
Computers, IEEE Transactions on
Volume 46, Issue 1, Jan. 1997 Page(s):75 - 79
Digital Object Identifier 10.1109/12.559804

AbstractPlus | References | Full Text: PDF(120 KB) IEEE JNL
Rights and Permissions

25. **Increased memory performance during vector accesses through the use of linear address**
Harper, D.T., III;
Computers, IEEE Transactions on
Volume 41, Issue 2, Feb. 1992 Page(s):227 - 230
Digital Object Identifier 10.1109/12.123399

AbstractPlus | Full Text: PDF(348 KB) IEEE JNL
Rights and Permissions

Help Contac

Indexed by Inspec®